

40GBASE-SR4 QSFP+ Optical EnginePreliminary

Features:

- High-speed and high-performance Data Communication applications
- Fiber Channel Networking/Storage applications

Applications:

- 40GBASE-SR4 QSFP+ Transceiver and Active Optical Cable

Specifications:

Absolute Maximum Ratings

Parameter	Symbol	Min	Max.	Unit
LD Reverse Voltage	$V_{r(LD)}$	--	5	V
LD Forward Current	$I_{f(LD)}$	--	12	mA
Operating Temperature	T_{op}	-0	70	°C
Storage Temperature	T_{stg}	-40	85	°C
Lead Solder Temperature	--	--	260	°C
Lead Soldering Time	--	--	2	s

Transmitter Optical& Electrical Characteristics (T=25°C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Threshold Current	I_{th}	25°C	--	1.0	1.5	mA
Forward Voltage	V_f	$I_{op}=6.5\text{mA}$	--	1.9	--	V
Central Wavelength	λ_c	$I_{op}=6.5\text{mA}$	840	850	860	nm
Spectral Width(RMS)	$\Delta\lambda$	$I_{op}=6.5\text{mA}$	--	--	0.60	nm
Average launch power, each lane	P_o	$I_{op}=6.5\text{mA}$	-7.6	--	2.4	dBm
Optical Modulation Amplitude (OMA), each lane	--	--	-5.6	--	3	dBm
Difference in launch power between any two lanes (OMA)	--	$I_{op}=6.5\text{mA}$	--	--	4	dB
Extinction ratio	ER	$I_{op}=6.5\text{mA}$	3	--	--	dB
Optical Return Loss	ORL	--	--	--	-12	dB
Average launch power of OFF transmitter, each lane	--	--	--	--	-30	dBm

文件编号: SU-01-19-A-07-B91B

版本: 01


实施日期: 2018.08.16



第 2 页共 6 页

Receiver Optical/Electrical Characteristics

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Damage threshold	--		3.4	--	--	dBm
Average power at receiver input, each lane		10.3125Gbps, PRBS31, BER=1*E-12 , ER=4.5dB, Output Differential Voltage = Min.290mV	-9.5	--	2.4	dBm
Optical Return Loss	ORL	--	--	--	-12	dB
Optical Modulation Amplitude (OMA), each lane	--	--	--	--	3	dBm
Peak Power, each lane	--	--	--	--	4	dBm

Outline Dimension(mm) :



Electrical IO Assignment:**Optical IO Assignment:****Top View****Front View**

Pin Number	Pin Name	Description
1	DOUT4N	
2	DOUT4P	
3	DOUT3N	
4	DOUT3P	
5	DOUT2N	
6	DOUT2P	
7	DOUT1N	
8	DOUT1P	
9	DIN1P	
10	DIN1N	
11	DIN2P	
12	DIN2N	
13	DIN3P	
14	DIN3N	
15	DIN4P	
16	DIN4N	
		Differential high-speed Data Output pads, P is the positive (non-inverted) node and N is the negative (inverted) node.
		Differential high-speed Data Input pin P is the positive (non-inverted) node and N is the negative (inverted) node. The differential inputs are internally terminated with 100Ω. Pin P is the positive (non-inverted) node and pin N is the negative (inverted) node.

17	NOTINTT	The active-low Interrupt (NOTINT) signal notifies the external microcontroller about driver events. These events include VCSEL operating voltage violations (VVL_x, VVH_x), input loss of signal, input signal detect and control loop faults. The polarity of the interrupt can be inverted by programming. The state of the pin may be read through the management interface.
18	SDAT	The Serial Data pin (SDA) is a bidirectional pin for the data signal. The pin can be tied directly to VDD of 3.3V or 2.5V. The SDA pin is I ² C- bus compatible. This pad is a CMOS input/output pad. The pullup is 10 kΩ.
19	SCLT	The Serial Clock pin (SCL) is the clock signal of the serial interface. The pin can be tied to VDD 3.3V or 2.5V. The SCL input is I ² C- bus compatible and can be clocked at up to 1000kHz. The pullup is 10kΩ.
20	IMON	<p>The Monitor Current output (IMON) is an analog output with two functions. The IMON Select Register controls a multiplexer to select either a scaled replica of the unit current, a temperature proportional current, or, a scaled copy of the average current of a specific channel.</p> <p>By measuring the unit current during production, process dependencies are isolated and an estimate of the settings can be calculated. The average current and modulation current are derived from the unit current (I_u).</p> <p>The copy of the average current of an individual channel is used for real time diagnostic functions. The output is connected to ground via a resistor. A microcontroller with an integrated analog to digital converter can monitor this output and service queries from the host system.</p>

文件编号: SU-01-19-A-07-B91B

版本: 01

实施日期: 2018.08.16

第 5 页共 6 页

21	LDIS	<p>The Laser Disable pin (LDIS) is a global output disable signal that will set lavg and lmod to 0 when it is high, regardless of other settings.</p> <p>The pin can be left unconnected and the device will operate normally. The state of the pin may be read through the management interface.</p>
22	VCCT	Positive supply of driver stages and VCSEL anodes
23	GNDT	Negative supply, substrate
24	GNDR	Negative supply, substrate
25		
26	VCCR	Positive supply of TIA stage and Limiting amplifier stage
27	RSSI	<p>The Receiver Signal Strength Indicator output (RSSI) pad is an analog output that sources a current proportional to the average photo-detector current on the selected channels. The output is used during manufacturing for active alignment.</p> <p>As well, the output can be configured to produce a temperature proportional output.</p>
28	NOTINTR	<p>The active-low Interrupt (NOTINT) signals notifies the microcontroller about signal detect events such as signal detect and loss of signal when the events are unmasked.</p> <p>In systems using polling-based firmware, this input may be left unconnected.</p>
29	SCLR	<p>The Serial Clock pad (SCL) is the clock input signal of the serial interface. The pad can be tied to VDD of 3.3V or 2.5V via a resistor. The SCL input is I²C-bus compatible and operates at up to 1000kHz. If the serial interface is unused, this pad should be left unconnected.</p>
30	SDAR	<p>The Serial Data pad (SDA) is a bidirectional pad for the serial data signal. The pad can be tied to VDD of 3.3V or 2.5V via a resistor. The SDA pad is I²C-bus compatible and operates at up to 1000kHz. If the serial interface is unused, this pad should be left unconnected.</p>

文件编号: SU-01-19-A-07-B91B 版本: 01 实施日期: 2018.08.16 第6页共6页

31	GNDR	Negative supply, substrate
32		
33		
34		
35		
36	GNDT	Negative supply, substrate
37		
38		
39		
40		
41		

Order Information:

40GBASE-SR4 QSFP+ Optical EnginePreliminary

Statement:

SAN-U owns the authority for final explanation of all information contained in this document, which is subject to change without notice. All the information was obtained in particular environments; and SAN-U will not be responsible for the performance of the customers' actual operating environments. All information contained is only for the users' reference and shall not be considered as warranted characteristics. SAN-U will not be liable for damages arising directly or indirectly which from any use of the information contained in this document.

Contact Information:

Address: N501-505 Weiye Bldg., Xiamen Pioneering Park For Overseas Chinese

Scholars, Xiamen, Fujian, China

Tel: +86-592-3898601, 3898608, 5318000

Fax: +86-592-5703588

Email: sales@san-u.com

<http://www.san-u.com>